The method provides effective improvement in the test length of test hardware overhead compared with the previously published results , it is suitable for BIST of VLSI especially.

• 该方法与文献 [2 - 3]的结果相比 ,在测试序列长度或硬件开销上获得了改善 ,对大规模集成电路的内建自测试尤为适用