In this thesis, a low power 12bit 80MS/s pipelined ADC is designed in TSMC 3.3V 1P5M 0.25um CMOS process.

• 本文基于TSMC 3.；3V 1P5M 0