This socket selects propel clock by monitoring the phase relationship between external QDR clock and internal clock.

• 这个电路通过检测时钟之间的相位关系，来对数据进行正确的采样和传递。