This scheme speeds up the simulations of chip interconnect with a large number of simultaneous switching devices, while acquiring better accuracy compared to the corresponding transistor level models.

• 与相应的晶体管级模型相比，该方法在获得了更高仿真精度的同时，提高了具有大量同步开关器件芯片互连的仿真速度。