This Thesis presents a CDR architecture which has dual loop tracking path to achieve better jitter performance.

• 而此篇论文使用了双迴路追溯路径来达到更好的抖动效能。