Third, the data interface including the asynchrony FIFO submodule between DSP and FPGA was designed.

• (3)独立完成了FPGA与DSP之间接口的总体设计、接口中的异步FIFO模块的设计与实现；