The synthesis result indicates that a large sum of registers and Multiplexers are saved and high processing speed is obtained.

• 综合结果表明，该设计在获得了较高处理速度的同时节省了大量的寄存器和选择器资源。