The developed debug platform supports multi-core debug technology inclusive of cycle-based breakpoint insertion and single step for general purpose cores/IP on a SoC chip.

• 本论文所提出之单晶片系统除错平台支援针对核心电路的除错技术，包括设置硬体中断点与单步执行。