The circuit scheme is 1.5bit/stage not only reduces the interstage gain but also reduces the requirement for offset voltage in the comparator.

• 采用1.；5位/每级的结构，既减小了级间增益，又使电路对于比较器漂移电压的要求降到了最低；