Path Sensitizing Method for Test Generation of Multiple-valued Logic Circuits

• 多值逻辑电路测试的敏化路径法研究