In this paper,we present a fast square root based on FPGAs,it is high-throughput pipelined implementation which uses multiple adder/subtractors.

• 一般的平方根算法,使用一定量的迭代运算,由传统的加法器和减法器构成,资源占用少,但速度较慢。