As reducing the gate length toward to submicron CMOS device, selecting a gate dielectric material to improve the electric characteristics and been demonstrated by using ISE-TCAD simulation tool.

• 从改变氧化层材料与线宽之方式对元件性能的提升并藉由ISE-TCAD 模拟工具来探讨。