Among clock network designs, the buffered clock tree architecture is the most popular clock network design adopted in modern VLSI designs.

• 在时钟网路的设计中，目前最普遍采用在现今晶片设计的是缓冲器式时钟树。