A 5 ns 32 kb CMOS SRAM with Optimized Array Architecture and Its Peripheral Circuit

• 优化阵列结构的5ns 32kb CMOS SRAM及其外围电路