接收器中并行数据与字节时钟同步的电路设计

• Design of a Circuit Synchronizing the Byte Clock with the Parallel Data in the Deserializer