一种大频偏和低信噪比条件下的全数字锁相环设计

• The Design of DPLL for Low SNR Signals with Large Frequency Offset